Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I'm working on implementing simple GPU pipeline using Verilog, I need any help to generate the Stimulus to test my design. My expectation is to find anything that can transform simple picture to vertices to be loaded in the Vertex Shader and take the output from the whole pipeline to this...
Hello,
I've designed a circuit consists of multiple modules and the top level is just instantiation from these modules. I've imported the netlist to Design Architect and generated the schematic but the issue appeared when I'm trying to prepare the layout all these instantiations is just empty...
Hello sreevenkjan,
If we're going to design a general purpose GPU what kind of mathematical operation that must be included in its GPU. And can you recommend any materials that may help us understanding such mathematics.
thanks
Dears;
I have Precision license installed on Windows server, is this possible to have clients working on Linux OS (Ubuntu 13.10) ?
I tried to set the Environment variables as shown below,
MGLS_LICENSE_FILE=1717@ZA-EX
export MGLS_LICENSE_FILE
but this message appeared
#Error: [13503]:Unable...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.