Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by franticEB

  1. F

    parallel bipolar supply

    in general they should change polarity together because they receive the same sign change command. however they could be asynchronous of a few seconds in the polarity change.
  2. F

    parallel bipolar supply

    Good morning, I should make a parallel of two +/- 30Vdc bipolar power supplies for the lighting of LEDs that indicate the polarity of the source. The figure shows the basic scheme in the two working modes with positive and negative polarity. However, I need an external circuit that can...
  3. F

    filter unwanted signal keeping fast RMS settling time

    Hi, i designed a sinusoidal pwm amplifier (3KHz to 20KHz) that regulates its output voltage reading the RMS value of output current. The RMS is obtained squaring the signal sampled by AD converter @200KHz and then applyng a FIR filter with 120 TAPS. The advantage of this method is that the...
  4. F

    Laplace from a frequency dependent expression

    laplace from frequency dependant expression Hi, i have this expression representing a frequency dependant power loss: a=0.6265 b=2.24 c=1.41 Bpk=0.3 Kgauss f=frequency Ploss=a*Bpk^b*f^c is it possible to obtain a laplace transform of Ploss (transfer function of s)? Let me know
  5. F

    altera fpga update from remote

    Hi, on my board there is a pic uController and a ep4ce6 fpga (with epcs4 flash attached). They communicate with spi interface. The uC is the master and fpga is the slave. When i want to change something in vhdl design i change epcs4 image through uC SPI interface because pins used...
  6. F

    Driving motor and simulation

    Re: driving motor and simulation No, this in not my question. I've to do a DC/AC converter. - - - Updated - - - what is "mfr's web site"? i've to design also a dc/dc as shown in the figure.
  7. F

    Driving motor and simulation

    Hi, I work as inverter and dc / dc designer, but I'm new in three-phase motors' subject. I should make a project sketched in the figure. the characteristics of the motors are in the picture. I say the pilot will be in open loop. how are the discrete components (MOS or igbt) dimensioned in...
  8. F

    constant current load

    The rms current in RLOAD should be constant(for example 20mArms) for a input signal variable from 50 to 150Vrms and from 50hz to 20khz. The current flowing in RLOAD is mesaured by other board in order to detect the presence of the input. If that board is programmed for a 20mArms and that current...
  9. F

    constant current load

    i need a constant current because my sinusoidal signal source amplitude could change and i have to mantain the same current in RLOAD.
  10. F

    constant current load

    hi, i have to mantain a constant sinusoidal current in RLOAD with simple circuit in figure below but the current in RLOAD isn't sinusoidal because of the circuit itself. How could i mantain a constant sinusoidal current in RLOAD? Which kind of circuit is more suitable for this...
  11. F

    inverter output transformer saturation

    Actually a board has 2 half-bridge drivers with 4 isolated power supplies, one for each mosfet. So there is no need of bootstrap cap.
  12. F

    inverter output transformer saturation

    Could you give me a more detailed example of what you have in mind? Thanks
  13. F

    inverter output transformer saturation

    Hi, i'm testing an inverter with these features: Fswitching=220KHz Fout=3KHz-10Khz Vout=150Vac Pout=150W Current feedback. Sinusoidal output is obtained with transformer leakage inductor+output capacitor. In the figure below there is the schematic. The problem is that a little DC component...
  14. F

    class d amplifier current output

    Hi, i'm designing a class d amplifier with current feedback as in figure below: with the following features: Vbus=50V Iout programmable from 100mA to 1Arms Vout=35Vrms max When the load overcomes the programmed current (i.e. 1Arms) the amplifier saturates and the sinusoidal output becomes a...
  15. F

    syncronize output signal

    Two fpga have different 50MHz clock source. The sync signal comes from an external cpu and it has 100ms period and 20ns pulse width but i can speed up the period. So a slow drift could be happen. I'd like to use ALTERA NCO where the input are: MASTER CLK (50MHZ) CLK ENABLE (25KHZ) PHASE...

Part and Inventory Search

Back
Top