Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by frankwen

  1. F

    is there any matlab codes for sigma-delta's snr&sndr?

    hi i want to find some matlab programms for calculating the snr&sndr of the sigma-delta modulator the input signal frequency is 1k and the osr is 256 can anybody help me to give me the codes? thank u very much.
  2. F

    two stage op amp design

    remove the cmfb circuit maybe more easier i think
  3. F

    Problem with continuous cmfb circuit from Gray's textbook

    Re: question about cmfb~ thank you very much for your reply i'll try thank again best regards
  4. F

    Problem with continuous cmfb circuit from Gray's textbook

    hi i designed a continuous cmfb circuit as was showed in the attachment but it does now work as i expected its output is 1.56V at the typical corner when i changed everything (any or the transistors) of the cmfb circuit and the ota transistors the output does not change also it oscillates when...
  5. F

    3 order delta sigma modulator in Matlab and Verilog

    goog guy veryuseful thank u very much
  6. F

    how to estimate the terminal capacitance of a MOS tansister

    Re: how to estimate the terminal capacitance of a MOS tansis thank you very much thanks
  7. F

    how to estimate the terminal capacitance of a MOS tansister

    Re: how to estimate the terminal capacitance of a MOS tansis thanks but when Cgg=Cgd+Cgs+Cgb how should I consideration the Cgd when the transister works in a common source case I mean does Miller effect work here? Cgd=Cgd'*gm*ro? or Cgd=Cgd' when Cgd and Cgd' is the capacitance before and...
  8. F

    how to estimate the terminal capacitance of a MOS tansister

    as the title in common souce,the Cgd must mutiplite gain? how about the Cgs and the Cgb the DC point prints a Cgg what does this mean? thanks best wishes
  9. F

    the result of the LVDS has lots of jitter

    how can I avoid them the thanks
  10. F

    Problem with a very low gain of OTA

    hi when i simulated the ota in the picture sometimes i found the gain was very low it was about 30dB even the gain at the output(the second stage) was samller than the first stage Can anybody tell me why this happenned? thank you.

Part and Inventory Search

Back
Top