Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by frankcui

  1. F

    ADC Matlab Model implementation

    pipelined adc + matlab model thanks
  2. F

    how to use cmdmprobe in stb analysis (cadence)

    cmdmprobe usage connet vop and von to in1 and in2, then connect out1 and out2 to the resistor terminals
  3. F

    Need specifications for Bluetooth Receiver chip in Cadence

    Re: Bluetooth Receiver Desgn Hi, you can get some design guide with ADS help document.
  4. F

    how to analize and simulate such a loop?

    Hi! Ho Ho, please do the .tran simulation w/O R between the inputs of opamp, and also I would like you to send these simulation results to me. According to ac analysis, the main pole should at the VO terminal, so a very large Cap connected to ground exist. To reduce the cap size, you can do a...
  5. F

    How to simulate the quality factor of CMOS LC VCO tank?

    Thanks khouly! According to your suggestion, the resulted Q is just the value under the condition that VCO cross-coupled differential pair(NMOS pair) bias only with DC value. My mean is how to simulate the Q value when the VCO oscillate. I think the Q value under the two cases is different.
  6. F

    How to simulate the quality factor of CMOS LC VCO tank?

    When I finished the design of varactor, inductor and cross-coupled nmos pair, how to simulate the composite quality factor of the tank?

Part and Inventory Search

Back
Top