Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fort2121

  1. F

    dc_shell is too slow!!

    Hi, I am trying to running dc_shell on RH8.0 machine, but dc_shell is executed very slowly to get the shell prompt. It worked fine before, but some how the machine was medded up, i am not sure. Please let me know!! Thanks..
  2. F

    How to enable VSDE and APTIVIA in CIW ?

    Re: VSDE What are VdSE and Aptivia ? What they do?
  3. F

    What's Arnoldi delay model?

    arnoldi delay model What's Arnoldi delay model? Which one is more accurate between Elmore and Arnoldi model?
  4. F

    gcc-2.96 compile in Redhat8.0

    Hello everyone!! I have following errors during compling gcc-2.96 source files on Redhat 8.0. Please let me know how I can fix it. ---------------------------------------------------------- make[1]: Leaving directory `/root/gcc/gcc-2.96-20000731/etc' make[1]: Entering directory...
  5. F

    Please explain me what is the OLED?

    What's OLED? can somebody explain OLED?
  6. F

    Can anyone explain the difference between SPW and VCC?

    SPW vs. VCC Can anyone explain the difference between SPW and VCC?

Part and Inventory Search

Back
Top