Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
Maybe there is some loop stability issue in your design because of the large ripple.
According to your design parameters, we can not verify if the loop system is okay.
You should provide the value of the resistor in the LPF yet.
macro model pll
Hi all
Lately, Cadence provide the PLL designer with a good tool named Noise-Aware PLL Flow. I have succeed to extract the PFDCP and VCO macro and its noise. However, when I run the overall pll bench, there is no PLL Noise PSD Data to plot though the PLL is locked properly in...
digital power supply
digital control dc/dc is hot
and analog control dc/dc is the main stream of power management
you can download some datasheet of the product such as LM3370
how to get cgs in cadence
cgs is different from csg
cgs means value of the capacitance looking from gate
by contrary, csg is value of the capacitance looking from source
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
