Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
attempt to annotate to non-existent source port
in my design i used some ram models which are descripted in behaviour level and will be replaced by hardware core when tape out. in netlist these ram models remain in behaviour level. So there are some warnings like this:
ncelab: *W,SDFANS...
hi all,
i'm encountering a very strange problem about clock in my design. the clock net "clk" is connected directly to the CP port of a FF. when i observe the net "clk", it works normally. but when i observe the CP port of the FF, it holds logic 1.
if i run simulation without loading .sdf...
error report of xst
the following error occured when i syn my design with xst(ise 6.1i):
FATAL_ERROR:Xst:Portability/export/Port_Main.h:127:1.13 - This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To resolve this error, please...
i do modular design with the guide of "Xilinx Development System Reference Guide", but when i activating my Module the follow error accured
ERROR:NgdBuild:604 - logical block 'asb_buf1/ram1' with type 'dpram' could not be resolved. A pin name misspelling can cause this, a missing edif or ngc...
lut_map constraint xst
I have designed an asynchronous fifo whose data width and depth are both 8. I used a lut_map constraint. But in related Xilinx document, it is said "Attaching a LUT_MAP constraint to this block will indicate to XST that this block must be mapped on a single LUT".
But...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
