Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thanks for your answering TrickyDicky.
I compiled my counter.VHDL code by Quartus Altera . then I exported it to counter.VHDL Testbench, (counter.vht).then I started MATLAB and change the directory into the counter.VHDL testbench directory and I entered "vsim('socketsimulink', 4449)" command...
hi TrickyDicky.
could you please explain me clear ? I placed co-simulation-HDL block in my Simulink Model but I don't know how to link it to Modelsim Altera.
in the other word I don't know how to load my VHDL code into co-simulation-HDL block .
Regards.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.