Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My ADC structure uses a loop and I do not know why Simulink complain about it. I have the following situation:
I have a Sample and Hold (SH A) cell controlled by a combinational logic and its output is used as input in another Sample and Hold cell (SH B). Besides that, SH B's output is used as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
