Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by fazal_ece

  1. F

    modelsim compile error with systemC

    Hi, I followed modeltech6.1d--> example-->sc_vlog--> test_ringbuf and written a testbench.cpp. As mentioned in the example i used SC_MODULE_EXPORT(testbench); while compiling with modelsim..... sccom -g testbench.cpp i am getting the following error: testbench.cpp: In function...
  2. F

    The filename extension of systemc

    It require .cpp as must thing with .h file including on it...
  3. F

    Case error LOC when converting VHDL to Verilog

    vhdl conv_integer which tool u r using ???
  4. F

    What is the best software for VHDL?

    u can use active HDL r modelsim
  5. F

    requiresystemC material

    use this link www.systemc.org its good for the beginners
  6. F

    Design Verfication Solutions

    go through this file
  7. F

    What is the best VHDL book?

    best vhdl book for beginners VHDL by navabi
  8. F

    microprocessor core verification

    u can start with simple read and write operation checking...use verification languages like C++ ,systemC
  9. F

    What is the delta delay in RTL ?

    Re: Delta Delay it is the delay at synthesis level
  10. F

    What is the best simulator for VHDL language?

    Re: need some help yes as per me also modelsim is the best...
  11. F

    How to determine the L of a design

    L is detemined by considering systematic errors and random errors also....
  12. F

    Looking for paper about algorithmic DAC

    algorithmic DAC can u be specific about the type algorithm u want to use and u..r objective
  13. F

    What are the factors dominating dynamic parameter of current steering DAC?

    Tell the relation between transistor size and output settling time with equations? What r the factors dominating dynamic parameter of current steerimg DAC?
  14. F

    Help me to simulate INL and DNL using Cadence

    Re: INL,DNL measurement I am trying to measure INL/DNL for DAC.I am facing problem with MATLAB script of dallas for measuring INL/DNL for ADC in the following.PLs suggest me to get the simulation . %Code density/histogram test to calculate INL and DNL require a large number of samples. %Step...
See more

Part and Inventory Search

Back
Top