Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by fashion

  1. F

    How to realize a freq. triple circuit ?

    I think the best way and solution is using PLL. It can generate what frequency you want.
  2. F

    How to solve the problem of DAC glitches?

    DAC glitces maybe you can use gray code to reduce it
  3. F

    [Boost Converter] How can i make a internal POWER MOSFET

    There are some ways to improve device to HV, also u can try to change the device structure to do it.
  4. F

    LED dimming technique

    I think u can also use pulse dimming.
  5. F

    How to analysis this circuit?

    It is a positive feedback, and sometimes use it as latch function.
  6. F

    [req]How to design charge pump?

    how to regulate negative charge pump???
  7. F

    Question about the unregulated charge pump applications

    LCD panel bias..
  8. F

    a question about PLL noise in high speed digital circuit.

    seperate vco power and power of digital part will improve the performance of vco.
  9. F

    Why using PMOS at input stage

    There are many benifits using PMOS as input stage, for example: 1.there is no body effect 2.used in low input voltage 3.its psrr is better than nmos input stage.
  10. F

    PSRR circuit connection for Bandgap

    PSRR for Bandgap For bandgap the PSRR is very important, it will influence your accurate of reference voltage.
  11. F

    How to set the hsim speed to different block

    You can refer the user manual of Hsim to find it, there are many ways to control it.
  12. F

    Help me with designing PLL charge pump

    PLL_charge_pump design I think you can use current control to change the charge pump current ,than you can get 3 bit control on it !
  13. F

    Is +/- 1n PLL jitter performance good?

    PLL jitter Yes,It is reasonable, it just 2% jitter of your output clock.
  14. F

    an anolog CURRENT divider

    I think what you want is ECL-like structure to implement it, it can get high noise rejection and high speed, but power consuption is large
  15. F

    Comparison of folded and telescopic cascode opamp

    folded cascode opamp The advantage of Folded cascode is wide output swing then telescope.
See more

Part and Inventory Search

Back
Top