Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
i want to extract paths in ISE, paths that start with FF and end with FF.
My question is: I should use timing analyzer in ISE or timing report in planahead?
Timing analyzer reports complete information about some paths and does not contain information about all of filtered paths. How can I...
Hi
I synthesize a HDL code and have a clock frequency after synthesis. my question is: Does clock frequency changes after placement and floor planning? in other word, does placement and floor planning affect clock frequency?
thanks
farzian
hi everybody
how know about this warning:
** Warning: (vsim-8597) Restore of checkpoint file may work intermittently on this machine
The platform that has been used is CentOS
thanks
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
