Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
So what I learned from you is
1 One can put source power rail to gate of PMOS even if is > then V gs
2 One should subtract negative voltage from source power rail voltage to get the voltage with in the safe boundaries of V gs specified in data sheet. which is in this case is around 15...
I read all your posts and try to learn. Please have a look at the attached fig and correct it if you find any ambiguity
https://obrazki.elektroda.pl/4005425400_1444026902.jpg
So what is the difference between ur and mine connection
I am not too good in electronics pls treat me as less experienced man and pls clear my concept.
The data sheet says u cannot apply more than +- 20 volts at the gate. Now the source voltage is high than that absolute value now what to do...
Re: How to turn Off PMOS when Voltage at source is higer than Max Vgs
ya but in this case the voltage on gate will be around 39 which will destroy the PMOS
How to turn Off PMOS when Voltage at source is higer than Max Vgs
Hi All,
Please have a look at the attached fig and let me know where I am wrong I did my best but am unable to turn off PMOS. In this case the V in is 39 volts and max Vgs of PMOS is +- 20...
Re: How to to calculate P-Channel FET Gate voltage to off it at high side in 48V rai
your communications skills are excellent but am still confused that if I am using 48 volts at source as V in then may i step it down to achieve safe range of V gs i.e/ below 20 or may i subtract 48 volts from...
How to to calculate P-Channel FET Gate voltage to off it at high side in 48V rail ?
Hi
I am using a p Chanel mosfet irf 4905 for my application the voltage rail is not constant (SOLAR PANEL) 13 to 48 connected to source. The VGS is +- 20. How may i calculate the gate voltage which may turn...
Hi
Dear sir in your modified circuit u used a voltage divider to pull voltage down according to the spacified VGS ratings. It is OK when there is a positive pulse at the base of the switching transistor (Q2) but when there is negative pulse there then the gate voltage will become +21...
But according to data sheet V GS may not exceed than +/- 20 so in that case it will b come more than 20 Volts? and what is the purpose of schottky diode ? is it sort of virtual ground arrangement ?
Re: Gate driving IC for P chanel MOSFET IRF 4905
Am attaching another Fig which will show what actually I am trying
PWM Duty will vary according to the voltage across solar panel and battery being charged. The cycle is 1Khz
I will add current limiting circuit
VGS according to Data Sheet is...
Gate driving IC for P chanel MOSFET IRF 4905
Hi All,
I am attaching a s Diagram please guide me that if it will work in real world and also guide me that how can i add mosfet gate driver in this circuit such as TC 4420.
https://obrazki.elektroda.pl/9728021100_1442908857.jpg
How to measure correct voltage and Current from proteous simulatin while using PWM
Hi All,
Please have a look at attached pic and guide me that how may i measure voltage and current across both batteries using ISIS simulation, As I want to change the duty of PWM to adjust charging...
Now both variable are declared as float and I apply your code the answer is strange am attaching the image that what i get after applying the code. my expactation was 2.500 but the lcd displayed 159.843
https://obrazki.elektroda.pl/4963014700_1442649818.jpg
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
