Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm trying to run the load flow study, but instead I'm getting this error.
Error 101-01: [Bus 2] Bus base kV is out of 40% range from bus nominal kV.
Error 722: [XFMR 1] 2W transformer secondary kV is out of 40% range from bus nominal kV.
Here's the screenshot of my project:
I...
For the circuit shown below, the timing parameters of its components are: tAND = 0.4ns, tbuf = 0.2ns, tsetup = 0.2ns, thold = 0.2ns, and tclk→Q = 0.4ns. When answering the following questions, you need identify the path used in your computation.
1.1) Calculate its maximum clock frequency...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
