Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by FAlthoff

  1. F

    [SOLVED] Inverter gpdk180 Cadence ERROR NWELLterm NWVIA : No Stamped Connections

    So simple! Thanks a lot! I'd tryed it with a separated Nwell connected with the PMOS one, as seen in a site/tutorial elsewhere but it gave me a distance error. Thanks again.
  2. F

    [SOLVED] Inverter gpdk180 Cadence ERROR NWELLterm NWVIA : No Stamped Connections

    Hello, I`m new, studying electronics and this beginning has been though. I`ve tried to create a Inverted using gpdk180 technology, but the "NWELLterm NWVIA : No Stamped Connections" keeps popping up every time I make the layout for the PMOS. I similar problem was occurring with the NMOS...

Part and Inventory Search

Back
Top