Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by fahum

  1. F

    Nexys 3 board seems to be failing

    Thanks BigDog, Let's see what their support says
  2. F

    Nexys 3 board seems to be failing

    I tried programming the FPGA using IMPACT. It was hanging at first but then worked yesterday. After it worked, Adept is working again. Then I tried to run software, using the DeppPutRegRepeat function, it fails, the board hangs again and the problem is back. Now I cannot even use IMPACT to...
  3. F

    Nexys 3 board seems to be failing

    Thanks, I really don't know what more information to add. Is this possible to fix ? Unfortunately I am not located in the US
  4. F

    Nexys 3 board seems to be failing

    Hi , I am having an issue with my Nexys 3 board. It was working fine then all of a sudden it cannot be programmed using Adept software. It remains at the below message : ===== Digilent Adept ===== Adept System Rev 2.7 Adept Runtime Rev 2.15 Adept Application Rev 2.4.2 Copyright © 2010...
  5. F

    Synthesizing encrypted RTL using Xilinx ISE

    I got through this link before I posted here, but the link provides no good information, so I was hoping I could find something here
  6. F

    Synthesizing encrypted RTL using Xilinx ISE

    Is it possible to synthesize encrypted RTL using Xilinx ISE ? If yes , what tool should I use for encryption ? is there any tutorial how to do this ? Thanks
  7. F

    Nexys 3 FPGA board, communicate using USB

    Thanks Shaiko but how come 1 Mbps , isnt the maximum UART bitrate = 115 Kbps ?
  8. F

    Nexys 3 FPGA board, communicate using USB

    Hello, Can some Guru help me with the starting point to communicate with spartan-6 FPGA on Nexys 3 board using USB. I need to send large amount of data using software to the FPGA , so UART solution will be really slow. Appreciate your help
  9. F

    SNR calculation in Matlab

    Hi, I am designing a GMSK demodulator, and trying to measure the SNR I can achieve, So I am constructing a GSMK signal centered at F0=26 MHz, using Matlab sampling=260 MHz, and passing this through an AWGN channel, with mode (Eb/No), input power=0.5 Watts(as I am sending cosine) and Eb/No=15...
  10. F

    RTL compiler set certain input to fixed value to check power consumption

    Hi, I need to make synthesis on RTL compiler while setting static inputs to fixed values to avoid their switching activity assumed by the tool to contribute in the reported power consumption. So is there a method to do this ? Thanks
  11. F

    QAM mapping-demapping for OFDM

    Hello, Are there any sophisticated techniques used for QAM mapping/demapping for OFDM systems, or just a gray encoding lookup table for QAM mapping and I/Q regions comparators for demapping ? Thanks
  12. F

    Why do we define clock uncertainty in synthesis ?

    Thanks all you greatly helped me
  13. F

    Why do we define clock uncertainty in synthesis ?

    Hi My question is : why do we define clock_setup_uncertainty, clock_hold_uncertainty during synthesis ? Shouldnt this be done in CTS only ? Thanks
  14. F

    Difference between makefile , tcl , bash , perl

    Hi , Can somebody summarize the difference between makefile, tcl , bash , perl scripts ... (i mean in the concept and use not the syntax) when to use which ? can one type replace the other ? sorry if it's a beginner's question
  15. F

    why do we use barrel shifter

    why do we use barrel shifter when we can simply shift the data using wire shift ? like this in VHDL : B <= A(31 downto 0 ) & Zeros (31 downto 0) ;
See more

Part and Inventory Search

Back
Top