Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
According to the Link :
https://www.keysight.com/upload/cmc_upload/All/LTE-MIMO-System-Level-Design.pdf?&cc=TW&lc=cht
It describes that SIMO (Rx diversity) improves the received SNR.
But, it does NOT increase data rates.
I am confused~!!
According to Shannon Theorem :
If the BW is...
Hi,
In general, for passive components, we don't have to care their linearity.
Because their linearity is extremely high.
At least, their linearity MUST be higher than active components.
Nevertheless,
The following is an active component, SPDT switch, its P1dB = 18 dBm
Excellent overload...
Hi,
As attachment
Vcc connects to Pin7
L1 is RF choke to avoid making RF signal leak to Vcc path.
And C5 is DC-block to avoid making DC leak to RF path.
I have read the data sheet,
it describes this is related to bias.
Nevertheless, I don't know what is the detailed meaning.
Can anyone tell...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
