Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Have you actually tried your search criteria? I couldn't find the specific info which talks about error correction circuit. If you know the link or a good reference, can you post it here? Thank you!
1.5bit adc correction
Can you please point me to the link or provide some schematic? I did search but couldn't find it at Berkeley's site. Thank you very much!
1.5bit/stage
Can someone please provide some good reference on how to design error correction circuit for 1.5b/stage pipelined ADC? If detailed circuit topology/schematic can be provided, that'll be greatly appreciated!
finger multiplicity cmos
Hi, fingering means to split wide transistors into smalll ones then connect them in parallel. This technique is usually used to get better matching between differential pairs. Hope this helps.
Eric
Re: How to make delay block?
If I have a clock in, what is the best circuit to delay the clock according to the need? Thank you for your help.
Eric
Added after 29 seconds:
BTW, this is for CMOS.
Re: how to design a buffer?
In theory, you can make an inverter chain with proper sizing to speed up the signal, if you know the loading capacitance. However, in reality, the calculated transistor size might be too large. So just use some approximation for the inverter chain sizing. Hope this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
