Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys,
I was wondering when you use jpeg or mpeg encoding softwares for encoding video, you vary two factors qf and qp.
you write something like this -qf 10 ....
and -qp 23
either you vary quantization parameter(qp) or quality factor(qf)
My ? is is quality factor of 5 equal to...
This is the code. Can you tell me what's wrong in this ????
module multi (prod,bin, clk,en, res);
input [8:0] bin;
input clk, res, en;
output [10:0] prod;
reg [10:0] prod;
wire [10:0] prod_temp;
wire [10:0] temp, temp1, temp2;
always @ (posedge clk or negedge res)
begin
if (!res)...
Hi there,
Recently I was trying to write a Verilog Code for Multiplication by 3.
Condition-My Input is variable-Unsigned or Signed
My Multiplier is fixed-3
So if i have -20 as input in binary my output should by -60.
and 20 as input my output should be +60.
I want to declare...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
