Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear Tricky
after using the HDL coder I had that warning "HDLCoder can not find a valid sample time for the model. All rates are 0" can you please check the code mentioned up and modify it in order to work appropriate?
thanks all for your interest I had figure out the problem that is: "fuzzytest/Subsystem Warning : HDLCoder can not find a valid sample time for the model. All rates are 0 (so the result is Zero)."
Dear all
I have wrote the below code in matlab function - simulink in order to act as a Fuzzy controller, that code has been simplified in order to be converted to VHDL code to be run on Quartus - Altera KIT
I have faced several essential errors can anyone help by this..... thanks in advance...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
