Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for your reply.
But what you have mentioned is something i already know, and did before posting on the forum. I've already written that my montecarlo sim without autozero has 5mV of offset. Now i am needing the correct estimation method with autozero...
Thanks for your reply.
But notice that im of course already checking the node voltage. The autozero technique has switches to cancel the effective offset at input or output. One needs to know how to setup the testbench to get correct offset from monte carlo sims !
I want to know: the reduction...
I have an amplifier with some 5mV offset, for which im using the autozeroed compensation scheme. The problem is, in the uncompensated testbench, i can easily estimate using follower configuration with montecarlo sims. HOWEVER, once the autozero compensation is in place, how will the testbench...
thanks for your input. My personal opinion about gm/id vs. IC plot is, that it helps more for the correct sizing for a given current and it works with another plot gm/id vs Veff.
I am not sure if it should help find the maximum gain too ?
why dont u try a rail-to-rail architecture. The only point the seems difficult to achieve otherwise are you ICMR and OR.
Its amazing you have access to such an old process though..
Which plot would truly characterize the intrinsic gain of a MOSFET for different nanometer CMOS processes:
1. gm/id VS. Veff (W/L=1)
2. gm/gds VS. gm/id
I want to compare the device characteristics for highest gain in various CMOS processes.
Thanks, and looking forward
[Ebook] Solutions Manuals: Analog Filters required
I am in need of two solutions manuals for the following textbooks:
1. Design of Analog Filters,
by Rolf Schaumann
2. Design of Analog Filters, Passive, Active RC and Switched Capacitor
by Rolf Schaumann, S. Ghausi, K. Laker
Thank you all,
Hi thanks for your input.
Rest is fine, the only problem i have is plotting Adm vs. swept DC on the same plot in spectre. Usually it does not plot AC and DC results in the same plot.
Regards,
EA
My gain is an expression for a four stage OTA gain, which i want to sweep with my input Common mode level. I guess there is little clue to what-to-do in your reply !
Hi all.
i want to plot Adm (differential gain) vs. VinCM (Input common mode level) in spectre. I will probably sweep the DC, but was a bit confused how it will plot gain vs. dc swept parameter ?
I have a four stage amplifier, which is very sensitive to mismatch variations. That is surely visible by my monte carlo (process + mismatch) simulations.
Apparantly a 1% mismatch in input differential pair shifts the DC points to such a level that some transistors in the later stage leave...
Hi,
i have some confusion in find mathematical expression for common-mode gain. In what way should it differ (the method of finding expression) from a simple differential pair's differential gain (gm x Rd) (which is found using a small signal model.
I look eagerly for some clues.
Regards,
EA.
Hi,
I designed a circuit in cadence Spectre, and peformed noise analysis. The noise analysis reports total integrated noise and total input referred noise in units of uV^2 /Hz. I want to know how to convert it into corresponding decibels.
Thanks,
EA
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
