Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
fir cic fpga
Hi All,
I am working on master thesis in SDR based on FPGA.
I have been trying to work out how to design the CIC / FIR filter pair in
the DDC section of this design.
I need a help to understand the main operation of these filters.
Hopefully someone out there will be able to help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
