Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
i plugged 12 v dc source to my spartan 3a starter kit , what i saw that the LP3906 voltage regulator has burned so I'll try to fix it,Are there other thing to do to fix the board, if any one faced this kind of problems please replay as soon as possible
Thanks in advance
I'm using FPGA Xilix virtex 2 pro FG45 and Xilinx ISE
The problem that ISE when i Synthesis my verilog core which is 8051 it continue Synthesis,it Synthesis for along time and didn't fiinsh,the module that ISE still Synthesis and didn't fininsh is the ROM,so i can't Synthesis the core ,Any...
movx 8051
I want to use MOVX assembly instruction in my c code,i made the way that i create separate assembly file and make public function then define it as extern in my c code but when i debyg this code when the step at the line to excute the function ,LCALL instruction excuted to the start...
Hi
I knew before that hex file contain contents in program memory but lately i need to unsert hex file in verilog imlemented ROM but i discovered that hex file is not exactly the ROM it contain additional data Is anybody has an idea how can i extract program memory byte from hex file
Thanks in...
Hi
Ineed aprogram that covert hex file generated from kiel to a form that include full content of program memory ,so that it's easy to implement in my 8051 ROM module.
Thanks in advance
I want to ensure some knowladge i gained about 8051
first program counter is 15 bit so if pc less than 4096 we read from internal ROM but if pc larger than 4096 so PSEN is asserted high and we read from external ROM , and if in the program we asserted PSEN so we read from external ROM even if...
the signal reset_ibuf has no load.
I think in your FPGA you to implement UART module to deal with the COM port in PC if ypu will send data from FPGA to PC,but if the FPGA only reciecve data from PC ,so you will need small FSM on your FPGA to recieve UART frame and extract data from it and but...
Hi
I want to implement 8051 but want to eliminate instructions for mapping both code and data memory ,so for peaple who has experiance with 8051 for external code memory if i write c code can i guarante that considering assembly code will not use instructions for external mapping just by...
Hi
I'm abeginner with verilog and i use FPGA advantage and modelSim
when i want to simulate the following code output counte give me unknown
Is there is setting in ModelSim i have to set in order to simulate correctly?
module firstseq (clk, reset, enable, count);
input clk, reset, enable...
Ok i solved this problem but an exception has occured telling
An unhandled exception of type 'System.Runtime.InteropServices.COMException' occurred in MyConsoleApplication.exe
Additional information: COM object with CLSID {648A5600-2C6E-101B-82B6-000000000014} is either not valid or not...
Thanks mobile-it,but i made the steps but an error occur in visual basic application by the following messege"Namespace or type 'Data' in the project-level Imports 'System.Data' cannot be found." and i have no idea about visual basic so is any one can handle this error messege.
Thanks in advance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.