Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I will only suggest a simple connection. If transistor A is the diode-connected transistor you can match them as
Dummy,B(6), A(1), B(6), A(1), C(6), A(1), D(3), A(1), E(3), A(1), F(1),Dummy.
Re: LAYOUT ASSIGNMENT
I think it would be better if you use higher metals in routing signal lines than power lines. The noise injected by the digital blocks to the substrate might be coupled to the signal lines if routed by lower metals.
mixed signals circuit
Hi all,
I am laying out a mixed signals circuit like audio codec so i am asking the circuit and layout experts to advice me what are the considerations i must take.
thanks in advance....
Re: Power line layout
if for example in a ADC ckt I encountered AVDD3L, AVDD3R, AVSS3L, AVSS3R these lines are in the same ADC block. AVDD3L and AVDD3R are going to the same I/O pad same as for AVSS3L and AVSS3R. Do i still have to route them seperately going to the pad?
Power line layout
Hi all,
Please see the attached file for reference.
Initially I layout A for AVDD line but I was requested to do layout B. In A, notice the vertical line, to save space I overlaped M1 and M2 w/ via12 on them. In B, I was instructed to have a dedicated AVDD line for each block...
Re: floating GP on PAD
Yes, I also know that but I am wondering why do they need another signal to control the ESD Transistor of the pad. I have seen some circuits from the past having ESD transistors controlled by other circuits like the ESD connected to PDO of Charge pump in PLL but never...
Re: floating GP on PAD
you are right the transistors are diode-connected because they are used as ESD for this PAD. But looking on the orientation of the floating gate I think it will not be possible for it to change the multiple of the transistor.
if you have an idea i will really...
hi to all,
While I am making a Chip layout I noticed the floating GP on the PAD standard cell. Can anyone tell me what are the use of these floating GP. Please see the picture.
tnx
Hi to all,
I want to study PIC by my own. I just downloaded the simulator from mplab but havnt tried it yet. I have a background in electronics as well as in some programming languages. I also have a little bit idea on assembly language which I heard can be use in PIC.
Please tell me where to...
Re: Regarding DRC/LVS?
For LVS- there might be missing instance or missing layout. Your netlist and layout are not match. There might be some elements that you forgot to put on your layout.
For DRC- look on what device type it should have been and check the drawing rule if you have put all...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
