Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by elddie

  1. E

    A basic doubt in SDF - help needed

    Re: A basic doubt in SDF frist triple is for rising (0 --> 1), second is for falling (1 --> 0)
  2. E

    [help] low power design by EDA tools

    hello, many EDA tools support low power design anyone can tell me what kind of low power techniques supportted by the EDA vendor (cadence, synopsys, MAGMA...)? i know the synthesis tools have switch active reduction, clock gating, operand isolation & multi-Vth optimization, and any else? the...
  3. E

    What are the methods for achieving low power?

    Re: low power design hi, the low power library may have multi-Vt and multi-Vdd cells. so using the synthesis tools, we can design low paper quickly. just my opinion.
See more

Part and Inventory Search

Back
Top