Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess it depends on the requency. More important it should be compliant to the
design rule required by technology. for setup check you normally apply slow slew rate, for hold check fast slow rate. Also some pads need slow slew rate in order not to introduce too much noise.
ius code coverage
I run the same case using IUS82 and modelsim6.5, but got different code coverage. IUS82 for block and expression; modelsim for branch and expression. The expression coverage of IUS is a little bit higher than modelsim. What's the reason?
Thanks,
sigma delta filtering
I am working on a Sigma Delta ADC project, and need to decide the bit-width of the digital filter. My filter has 4 stages, the first is CIC and the bit width is 29 bits according to the OSR. My final filter output is only 24 bits. So this means the other 3 FIR filters need...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
