Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I want to make Frequency Divider as Fref/4.
If I can use static DFF in low jitter(30f) and low power(2mW) condition,
I want to design it.
However, after many different sizing in schematic simulation, I can't match provided condition.
If I increase width size of CMOS tr in 3-NAND gate, power...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
