Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm trying to build pi/4 QPSK demodulator in software and I have some difficulties with timing recovery circuit . Inputs for my software are symbol rate, sampling rate and I/Q samples from quadrature demodulator ( A/D converter, Direct digital synthesizer and I/Q low pass FIR filter )...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
