Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Good idea is always to start with simulations. Once you are sure that there are no compilation errors, and your design is performing as expected, then move on to synthesis.
Industry follows the similar flow : Design --> Simulation --> Synthesis --> Backend flow
Modelsim is from Mentor. Latest...
Yes. You can say that the methodology we select depends upon tool or vendor.
If we use Synopsys VCS, we may have to choose VMM. If we go with Mentor, OVM is preferred.
what is callback in systemverilog
We may have to create a verification environment that can be used for all the tests. Test program should be able to inject new code without modifying original classes. Any change in the transaction(like injecting errors, inserting delays, synchronizing this...
Recent trend has System Verilog as verification language to increase the portability and reuse of TB features. For communication between various layers of TB, OVM methodology is preferred.
PCIe Phy
Hi
I am doing PCIe physical layer verification. For Gen1 and Gen2, PCIe transmits 20 bit data and receives 16 bit data. I am in the process of bulding up a test bench environment for this.
I am actually preparing an expected data buffer. This is 16 bit buffer. Need to take 16 bits...
Re: ethernet
For 10MBPS slot time is 512 bits, min Inter Packet Gap(IPG) is 9.6us & Min Frame size is 64 bytes
For 100MBPS slot time is 512 bits, min Inter Packet Gap(IPG) is 0.96us & Min Frame size is 64 bytes
For 1000MBPS slot time is 512 Bytes, min Inter Packet Gap(IPG) is 0.096us & Min...
The input and output devices and their drivers expect to be able to put/get data in response to a hardware interrupt from the DMA controller when their transducer has processed one service period of data. The DMA controller can move a single sample between the device and the host buffer at a...
Re: ASIC engg
Basic things u need to know include
1. Basic Digital Electronics
2. Verilog/VHDL programming basics(Basic theory)
3. What is ASIC & FPGA ?
4. Tools used in full front end flow.
But dont try to understand much about tools if u want to be in front end vlsi. But, if u want to be on...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
