Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dspti

  1. D

    View variable in Modelsim

    Hi Avi, How to find out the default process name in modelism obj file? Are there any related files under obj lib? Thanks.. DB
  2. D

    Hold time violation question?

    Hi Satya, It's a real case met in my work, but i can't understand so well about this.. The truth is the clock period is very bigger than the setup&Hold timing. When i measured this timing on the tester with real chip... It must be Low or High.. but not be "unstable" --- Let's example with...
  3. D

    Hold time violation question?

    Maybe it's not clear of this question, I need to find out the violated condition of setup & hold time. But i found these two conditions maybe the same results, I shift the input data edge close to the clock sample edge till failed condition met. then i measured the timing. -> assuming that...
  4. D

    Hold time violation question?

    Hi satya, So what you mean both of these two kinds of vioaltion are the same results -- output signal unstable... sometimes delayed sometimes not. But if i want to measure this setup time and hold time on the tester, Pattern passed firstly, then i'll shift the input data edge close to the...
  5. D

    Hold time violation question?

    Hi all, One question: if there's one hold time violation, what's happened on the output waveform? If setup time violated, output of register will be delayed one cycle. i'm confused by this hold violation.. See my attached waveform!
  6. D

    how to practice PERL language

    Hi , On Windows, you also can practice this PERL. Try google it, and i have ever used it.. More important thing is what you needed to simplify in your work or in your life.. :o
  7. D

    Xilinx ISE installation problem!

    xilinx service pack error O, it's so pity! I'm worked on Fedora 5. Are there any free or for student sythesis tool?? Thanks
  8. D

    Xilinx ISE installation problem!

    xilinx ise fedora install And after that, how to start the ISE ?? i can not find some scripts under /xilinx/bin/lin .
  9. D

    Xilinx ISE installation problem!

    xilinx select installation options Hi artem, After download .sh file successfully, run sh *.sh under this directory, and there's pop-up windows of steps of Installation. There'are following errors in the terminal, and the install going on..... after 100% installatoin finished. there's a error...
  10. D

    Xilinx ISE installation problem!

    webpack ise 8.1 + www.direct Thanks very much! :)
  11. D

    Xilinx ISE installation problem!

    xilinx 8.1 on fedora installation Could you give me a link? In xilinx website, i can only find this file!!! Thanks
  12. D

    Xilinx ISE installation problem!

    xilinx authentication rejected Hi all, Firstly, i downloaded the 8_1_03i_lin.zip from www.xilinx.com website and its size is about 130M. 130224509 03-30 01:04 8_1_03i_lin.zip then unzip this file to run ./setup but it appear one dialogue box which needed one installation directory. it was...
  13. D

    Modelsim 6.1b can be supported by FC5 or not?

    Hi , I prefer to install FC5 into my box, but i'm not sure whether modelsim for linux can run with it normally. Could you give me any ideas? Thanks a lot.
  14. D

    Help me with solving a Kirchhoffs law task

    Re: kirchhoff's law help Can u show the correct answer? I think a) I = 4/3 b) L=7/3V M=2/3 R=16/3

Part and Inventory Search

Back
Top