Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: STI Stress
Hey thanks a lot :) but i have few more doubts......Doesnt the well itself provide an isolation? Why do v need to further do an STI ? Why is it shallow exactly ? Why cant it be deeper ?
Suppose I have to match 2 resistors which are in 2 different modules done by different designers ....then how can i do the layout in such a way that the orientation should not affect matching?
Thanks both of you..... i would appreciate a little more help......How can v do matching of more than 4 transistors each having different widths .....?
Hi....i wanted to know what is the best way to layout in common centroid configuration when you have odd number of transistors to match ? Eg I have one transistor of width 3 and the other of width 6. i will first break the other one into 2 segments of 3 each ...now i have A and BB ......how do v...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
