Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Dr. von Rosenstein

  1. D

    Examples where a Costas Loop is used

    I just want to push this thread because my question is still up to date: Can anyone tell me some examples, where a Costas Loop is usually used? And can anyone tell me which other circuits are commonly used for phase and frequency recovering in widely used digital data transfer systems? Like GSM...
  2. D

    Examples where a Costas Loop is used

    The phase information of the QAM one can get in the same way as for QPSK. And the amplitude information one can extract between the first mixer and the "sign" component. Or, as an alternative, after the second mixer and before the opamp which generates the tuning voltage for the VCO.
  3. D

    Examples where a Costas Loop is used

    Yes, I konw. But I have ideas, how I can also demodulate QAM using a Costas Loop.
  4. D

    Examples where a Costas Loop is used

    Hi colleagues, we want to design a 802.11ad system and we have a discussion about the PLL in the receiver. I proposed a Costas Loop but my colleagues prefer a classic PLL with an crystal oscillator and frequency dividers and so on because this concept they know and they have never heard from...
  5. D

    Is impedance matching important if the components are in low distance to each other?

    Thank you for your answers! Let me reword my thoughts. It is hard for me to find the right words to describe what I mean due to my bad english (sorry). Consider: I still talk about integrated circuits! The components are in direct neighborhood. No long TLs are needed. I can simulate the...
  6. D

    Is impedance matching important if the components are in low distance to each other?

    Hi colleagues, simple question: Is impedance matching important if the components are in low distance to each other? What I mean is: lets say I want to design a RF transceiver as an integrated circuit. Should the LO and the mixer are impedance matched? In the layout they are very close to each...
  7. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    With PORT1 as "Load Instance" I had the problem with "the port delivers always 0 W (RFIN is in the order of E-171 V)." With PortAdapter this problem is solved! On Monday I wrote: I don't know what I did wrong on Monday, but today everything seems alright. But there is another strange thing...
  8. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    I wanted to say, that I have not forgotten to set the PortAdapter as "Load instance" in the "Choosing Analyses" form. Until yesterday, PORT1 was the Load Instance in this form, now it is the PortAdapter. Z0 is a reflection coefficient? Which Zsource? Zsource is swept during LoadPull! Do you...
  9. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    I am going crazy! I tried this and I see a sinus-signal at the net between the Port and the PortAdapter and at the net between the PortAdapter and the circuit. Good! BUT: I there is no sweep! It is always the same sinus-signal! For all rho(Gamma) and phi(Gamma)! It only depends on the values for...
  10. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    OK, I understood why LoadPull is the better method to determine the output impedance than simulating or measuring Large Signal S22. But what about my problem regarding the simulation of the input impedance? Why is RFIN (nearly) 0 V? And why is a DC-type PORT used at the output in the Spectre...
  11. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    // Generated for: spectre // Generated on: Jul 20 11:10:32 2016 // Design library name: RFworkshop // Design cell name: EF_example_loadpull // Design view name: schematic simulator lang=spectre global 0 parameters pin=0 fin=1G theta=0 r0=50 mag=316.7m include...
  12. D

    (Understanding) Problem: Load-Pull in Cadence/Virtuoso

    Hi, if I understand this right, then Load-Pull means, that a load with a tunable impedance is connected to the output of a circuit (for example an amplifier). Then this impedance is varied and the power which is delivered to this load is observed. If this power is at its maximum, the...
  13. D

    TSMC 90nm LP non volatile memory

    @erild I have now requestet more information about that. Thank you! @dick_freebird Do you mean this page: https://www.tsmc.com/english/dedicatedFoundry/services/design_center_alliance.htm ?
  14. D

    TSMC 90nm LP non volatile memory

    Hi, we are searching for a non volatile memory to storage an ID. Regardless of One-Time-Programmable, Multi-Time-Programmable, EEPROM, Memory based on eFuses or whatever. Main issue: LOW POWER! We don't have to storage many bits. 32 or 64 bits are enough. Technology: TSMC 90nm LP. Does anyone...

Part and Inventory Search

Back
Top