Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Do we need to take care in teh synthesis, when we are going for 65nm synthesis to 40nm synthesis. Will there be any change in the tool optimization. The tool is design Compiler.
Re: [Clock Arrival Time]
Hi Pavan,
Thanks for the reply.
In the report i have seen, if i have defined skew using the folloiwng command
set_clock_uncertainity 0.1 [all_clocks] -- this means it is positive or negative skew ???
In the timing report, while calculatng data required time, this is...
Hi,
I have observed in most of the pdfs that to calcuate final data required time, clock uncertainity (clock skew) will be subtracted from the clock period(cycle adjust) and clock network delay(source latency) is being added.
Most of the times, source latency is defined as 0, but clock skew...
Hi shitansh,
Thanks for the reply.
Your reply answers my first part of the question, by which i infer that I have to remove most the <create_generated_clocks> commands used to generate mux stage outputs. I will do that.
The second part of the question, where i have mentioned to provide the...
Hi,
a) I have 4 primary clocks i.e clk1,clk2, clk3, clk4 to the design.
b) There are two muxes to which these primay clocks are input to the muxes and one of the mux outputs will be fed to a divider.
c) The divider output again is muxed with second Mux[First stage Mux] output.
d) The...
Hi ,
I have reset synchroniser module in my design.
The asynchronous reset coming from top level is synchronised on different clocks generated internally. From that modules various resets flow to other modules of the design.
I have declared reset signal in the scan command file by the...
Hi All,
Can anyone explain what is exactly hookup ports used in DFT compiler? I have to use in the following command :
set_scan_signal ..........
what type of signals that can be used a hookup pins.
Re: Does Synopsys LEDA support commands like 'set_false_path
Hi wufei,
You can give input the sdc file what Shitansh has provided using the command.
LEDA meets ur requirement regarding false path.
You can use gui instead of command line option, where u can get help easily.
:)
Re: Does Synopsys LEDA support commands like 'set_false_path
Hi,
You can deselect a policy or rule by the following syntax :
"rule_deselect -policy LEDA -ruleset CLOCKS -rule C_1202 " in the config.tcl file where you are mentioning the rules.If you dont have one, you can have one and put...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
