Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Djony1987

  1. D

    Viterbi decoder (modern technology)

    vipinlal, thank! Choose traceback with 2 ACS (32 iteration).
  2. D

    Reed-Solomon encoder, Verilog

    Hi, In the attached file description of RS encoder (255, 223). Could you explain about this ratios? begin y[0] = x[0] ^ x[3] ^ x[5] ^ x[6]; y[1] = x[0] ^ x[1] ^ x[3] ^ x[4] ^ x[5] ^ x[7]; y[2] = x[1] ^ x[2] ^ x[3] ^ x[4]; y[3] = x[0] ^ x[2] ^ x[3] ^ x[4] ^ x[5]; y[4] = x[0] ^ x[1] ^...
  3. D

    What's the best technology for Viterbi decoder design?

    Hi, In my final project i design some digital communication system (BPSK, DSSS, concatenated coding(Convolutional(K=7, r=1/2) + Reed-Solomon(255,239)) and so on...) Now i need to design Viterbi decoder...what technology i can use? Technology, related with low power and low area on chip...
  4. D

    Viterbi decoder (modern technology)

    Hi, In my final project i design some digital communication system (BPSK, DSSS, concatenated coding(Convolutional(K=7, r=1/2) + Reed-Solomon(255,239)) and so on...) Now i need to design Viterbi decoder...what technology i can use? Technology, related with low power and low area on chip. There...

Part and Inventory Search

Back
Top