Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
thank you very much! There is also parasitic charge transferred to the loop capacitor though there is unit gain amplifier.How to explain this?
Then, "CS saturation",what do you mean?
The circuit of charge pump is showed in the picture. What I am confused is that if there is not a unit gain opamp, voltage of node N1 and N2 would not change too much , so charge sharing is not terrible. But some papers realize charge pump with the unit gain opamp to reduce charge sharing. Why...
Thanks very much! This is a supplementary. The offset frequency is 1MHz. The output frequency of test is Okay, but the phase noise is so terrible that I am upset about it. There, the chip is on-wafer measurement. I only make a filter capacitor of 400uF at point Vtune and don't make a filter at...
Hello, every guys. I test my VCO chip several days ago. The chip was fabricated in TSMC 0.18-um CMOS process through MPW. the test results show that the output frequency of vco is 4.4-6.9GHz, phase noise is between -70dBc and -85dBc. However, the output frequency is 4.3-6.6GHz and phase noise...
hello~everybody.This is my first post on this board.I have a simple question:
what's the relation between the frequency and the phase of a signal?I know frequency is derivate of phase.But Razavi's book says that the relation of this two terms is linear.therefore,I cannot understand what it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
