Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi
i m working on the similar topic "Desiging a pll at 2 Ghz using SPLD " and also most of other parameters being similar to hareeshnk's design ! now, also i need to generate a lock detector circuit for the pll.. plz help!!!! i need it ASAP!
Thank u in advance....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
