Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Monte carlo analysis for dynamic logic circuits to estimate leakage pwr and delay?
Is it possible to evaluate leakage power and delay in orcad pspice or capture tool. I need to use 45nm technology or less dan dat. how much pspice will support(technology scale). Another difficulty is am using...
hi frnd...
Am dinesh .. i cn ur post. Im doing same project for my m.tech.. can u guide me r send me the relative documents and if possible the project itself.. i hav to submit it b4 end of this month.. am hurry up of time. pls respond me asap... i hav sent my base paper with this mail.. ill be...
hi frnds,,,
I have committed a project title for my m.tech this month in a project center.. But they said dat dey cant help.. the topic is Effectiveness analysis of low power technique of dynamic logic under temperauture and processs variations. In this dual threshold vge technique is used...
Hi haykp,,
Thank u for ur response.. ill attach my ieee base paper wit this msg.. Go thro it.. give me any idea abt dat.. In this paper they gave the simulation results for the several domino ckts using hspice.. They used dual threshold voltage technique. The main aim of my project is to find...
I choosed a ieee paper to do my final year project whose title is Effectiveness of Low power technique of dynamic logic under temperature and process variations.. Am having pspice version 9.2 software.. is it possible to perform power analysis to determine leakage power and delay in pspice.. Can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
