Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
qu@rtus II errors
It's a bad message! Becuase the SUSE is best of linux version support Chinese,so I choose it.
Many thanks, perhaps I shoud install rh3.0 as.
quartus II errors
When I run quartus II 5.0 at suse 9.2 pro,I got these messages:
dick@linux:~/tmp> quartus
*** Fatal Error: Segmentation Fault
err_get_call_stack(char*, int)+0x19 +0xb1dd0e4 (quartus)
err_signal_handler+0x5...
glibc_2.0
Hi,
I install cadence ic5141 at suse 9.2 professional,when I run it,the following message issued:
dick@linux:~/tmp> icfb
/tools/ic5141/tools/dfII/bin/icfb.exe: relocation error: /tools/ic5141/tools/dfII/bin/icfb.exe: symbol errno, version GLIBC_2.0 not defined in file libc.so.6 with...
readbyte xsvf
First,thanks for your reply.
I had read the all application notes, it introduce what as you said:just define the TDI/TDO/TCK/TMS for the MCU connection,but I meet some questions about it:
1)at the port.c file,some codes:
/* if in debugging mode, then just set the variables */...
mcu xilinx fpga
Yes,I know the ISE can generate bit/mcs/hex... file to use xilinx cable download it to FPGA,but I want configer the FPGA off-line,to do this,first program the configer data to ROM,then use MCU read it and use JTAG or slave serial mode configer the FPGA. I can configer it at...
xilinx xsvf to hex convert
Xilinx application notes xapp058 describe how to use mcu to configer its FPGA/CPLD/PROM through JTAG port,but which tools use to compile the source file?
You can add this lines to your .bashrc file, for your reference:
PATH=/tools/SOC23/lnx86/tools.lnx86/bin
CDS_LIC_FILE= (your license file)
export CDS_LIC_FILE
soc encounter techsite error ?
When I use SocEncounter to place the imported design,it crash every time,and tell me the internal error(SEGV),anybody have the same problem?
(soce 3.1 under rh 7.3)
why synopsys dc crashed?
I installed synopsys core synthesizer 2002.05 under redhat 7.3,when I use design_analyzer gui read in files, it crashed everytime; and I use design_vision,it can read and synthesize the vhdl files,view schematics, and so on, but when I use save as function, it crashed...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
