Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by diaryrashid

  1. D

    please.who can Derive TE wave MODE rule??

    hello...please derive one of these rules...thanx
  2. D

    why does a p-channel JFET differ from an n-channel JFET?

    hi... why does a p-channel JFET differ from an n-channel JFET? what is the difference between them?
  3. D

    how common collector circuit work?

    hi... how common collector circuit work?
  4. D

    why common emitter configuration is most widely used as an amplifier

    hi... why common emitter configuration is most widely used as an amplifier
  5. D

    Why we say that the two port network is h-parameter network?

    but why we say h-parameter? is h-parameter is hybrid parameter?? what is h-parameter?
  6. D

    Why we say that the two port network is h-parameter network?

    hello everybody.... i have this question: Why we say that the two port network is h-parameter network?
  7. D

    What are the advantage and disadvantage of Darlington pair

    hello everyone. can you tell me What are the advantage and disadvantage of Darlington pair?
  8. D

    what do you mean by feedback circuit biasing?

    hello...can someone tell me what do you mean by feedback circuit biasing? thanx
  9. D

    what do u mean by biasing in transistor??

    hello everyone i have some question 1- what do u mean by biasing in transistor?? 2-list the different types of biasing? 3- what is the operating point or Q point of transistor? 4-why it necessary to have a CAPACITOR between the input and the base of the transistor? thanx

Part and Inventory Search

Back
Top