Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
Can I do physical verification(PV like DRC & LVS) using Synopsis ICC tool? If yes, please help me on how can I do it(with the help of pdfs, videos, ppts).
Thanks,
Re: Digital IC chips & Analog IC chips
Hi cyrax747,
Thanks a lot for your reply!
And I have got one more question: Coming to the ASIC, is it specifically for digital chips or what? If ASIC is specific to do only one kind of functions like codec or Bitcoin mining, then what are other chips...
Hi,
For digital IC chips, the design is written in HDLs. Then what about analog IC chips? How it's designed(I think HDLs can not be used for this).
Please help me in this.
Thanks in advance.
Dhruva
Hi all,
I am using Synopsys Galaxy Custom Designer for layout editing & IC validator for verification.
I was doing layout for feedback resistor of LDO, but I am getting the LVS error which is
"Schematic block performs series or path merging but contains no power or ground nets."
"Layout...
hi guys,
please can you help me with the equivalent logic functon of the given circuit which is in attached file.
I am confused about it.
Thanks in advance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.