Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by dhaval parikh

  1. D

    why aluminium is used instead of copper in ic fabrication

    Re: why aluminium is used instead of copper in ic fabricatio hello rakesh your ans is that cu has less res than al now a days cu introduce in fabs b'coz to kept delay low now a days the capacitance becomes increases so we have to reduces the resistance. ok.
  2. D

    NEED IEEE PAPERS ON TIMING OPTIMIZATION TECHNIQUES

    hello rakesh actually the IEEE papers are not free so you do not get but if you want than you have to be member of IEEE. https:/ www.IEEE.com
  3. D

    demo of Virtuoso layout editor

    demo virtuoso hello friend the virtuoso layout editor is the cadense tool and it is not available free so you have to go for other way ok.
  4. D

    hi need for timing optimization techniques

    Hi rakesh you want timing optimization Techs. yaa its a very nice and important topic here i have some links and book that i give you plz go through it ok. you can get some book from https:/books.org https:/ electromaniacs.com
  5. D

    clock tree syntheisis

    clock tree synthesis book [ I am looking for some good book or paper or material for clock tree synthesis and its issues]
  6. D

    Important: ASIC Design (Back-End) Course in India???

    sandipani vlsi hello there are lots of course in india like sandipani - banglore. veda iit - hydrabad, vedant - mohali , CDAC i think the vedant is the best one b'coz now its under the ISRO and its a fully Govt. enterprise. best of luck for future. www.sandeepani-vlsi.com/ www.vedant.net
  7. D

    ASIC design flow and info about types of optimization in Verilog

    [hello friends i wants full ASIC design flow and information about the different types of Optimization in verilog synthesis.]

Part and Inventory Search

Back
Top