Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The above mentioned one is a test circuit. In the actual board, the opamp is configured as I to V converter at the output of DAC. The output of opamp was steady and not oscillating. The inputs to opamp come from DAC which is perfectly OK.
Opamp LM108: Pin no. 3 is connected to 15 Return. Pin. no. 7 connected to 15V through 100E and pin no. 4 connected to -15V through another 100E. Between pins 1 and 8, 100pF capacitor is wired. All other pins are open.
+15V and -15V supply are dipping to 8.2V and -7.9V respectively,60mA current...
Input votage range: 30 to 40V from a battery
Output requirement: 50V, 5A
Please suggest the optimum topology,operating frequency and type of core to achieve good efficiency with minimum space requirement.
i built one pushpull with mosfet switches, operating frequency 100kHz and a ferrite...
I am using UTMC 1553 protocol chip. All 4 mandatory mode codes are legalised and implemented. On testing we found correct status word is sent by the system for mode code commands, but action is not taking place. For eg. on sending 'transmitter shut down' command, status word is coming, but...
I am using UC 1708 driver (with capability 3A) at 15V to switch 2N6766 power mosfet (frequency 100kHz). Gate series resistor is 10E. There is a zener diode 1N759 and 4.7 k between gate and source of the mosfet . The gate transient current peak is 350 mA. What is limiting the gate current to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
