Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How is current determined in the branch if all transistors are diode connected?
Is it possible to determine the VGS across each of them, esp if it is possible that any of them could be in subthreshold
Why are two diode connected transistors used in inverter based Power on reset?
Reference: Low cost low power POR circuit for low voltage sensing using adaptive bulk biasing
Authors: Manoj Kumar Tiwari and Mohd Rizvi
2016 11th International Conference on Industrial and Information Systems
What will be the output waveform if the output can switch when
Vin becomes more than lower threshold
Vin becomes less than upper threshold
Consider input Vin rises from 0 to Vdd?
Hi,
I need to know working of POR and POK circuits
Standard POR seems to be a comparator
Can there be multiple POK within one POR?
Please provide some references
Thanks
Hi,
I am designing a differential amplifier for Vdd=1.5 to 1.7 V
Input is PMOS
In order to meet the specifications over PVT and icmr
I biased diff pair in subthreshold. However, due to limited headroom I reduced VDSAT of tail MOS by biasing in subthreshold
I have obtained sufficient bias margin...
With small step input , there won't be any slewing
The capacitance must charge exponentially
What will be the impact of large capacitance and ESR on charging profile
Cap is of the order of nano Farad and resistance in milliohms
Capacitance with ESR has been modelled by cap in series with...
For obtaining more gm/Id from the differential pair in subthreshold , is it possible to use other devices
All devices are from same foundry.
Is it feasible to fabricate such design?
From the brief survey on internet, I have come across a definition of technology node:
The half pitch distance between the metal 1 layers
****************
Further, for TSMC 65nm , the min. length is 60 nm
Till 250 nm node, the process node would be the min length possible.
Please clarify if...
Hi,
What is the tesbench used for characterization of ft of MOSFET?
Ft requires short circuit current gain but how much current should be at the input?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
