Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I am doing a project on Video Processing on FPGA. I would like to know how I can store video (not as a video but as a frame Image) on to an FPGA. I am using a Spartan 3e Board. I know about the single port RAM block in Xilinx System generator but not knowing how to get it to work. Is RAM the...
can plz anyone tell how to do this in matlab??
obtain the filtered ouptut of an FIR filter whose impulse response is {0,0,0,1,0,0,0}(origin at 1) and input{1,2,3,2,1}(origin at 3)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
