Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by desaivijay555

  1. D

    How can we know coupling capacitance of wire segment in noise analysis?

    hi guys In noise analysis we are getting aggresors and victim net names. But is there any methode by which we can know exact wire segment which has highest coupling capacitance ?
  2. D

    Is parasitic overwrite in PT if we do read_parasitic with other spef file?

    Hello, I have different spef files for different RC corners. I want to do timing analysis of all the RC corners in a single PT session. So if i read all the .spef files then Is it will take last one or all? please suggest ASAP..

Part and Inventory Search

Back
Top