Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Denys

  1. D

    ADS Phase Noise simulation for the ring oscillator

    Hello All! I have a question concerning the ring oscillators! How I can in ADS made Phase Noise Simulation for ring oscillator? Thank you.
  2. D

    VCO CMOS design issue with phase noise

    Re: VCO CMOS Design Looks like you are right. I have noisy in cross-coupled pair. Can you suggest to me somethink to improve noise in this situation?
  3. D

    VCO CMOS design issue with phase noise

    Re: VCO CMOS Design CMOS 0.13 um 1.5 V technology. I have VCO supply by 0.9 - 1.3 V, use tail current devices, and for the filker noise filters I use just capacitor for the fltering second harmonic. I cant use second inductance(for the filtering tail current) because I have area limitation...
  4. D

    VCO CMOS design issue with phase noise

    Hallo, all! I design VCO 10-12 GHz + div by2 CMOS 0.13 um technology. I use cross-coupled structure. I have a big problen with phase noise. Increase inductance have absolutly no influence on the noise. I have all time -45 dBc/Hz on 10 kHz and -110 dBc/Hz on 1 MHz. I need to have -70 dBc/Hz on...

Part and Inventory Search

Back
Top