Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The Mono SMT-Proto , has a clever design using which you can connect pins of most popular IC package to a Pull Up, Pull Down, VCC, GND or any other Pin. Once you do that you can interconnect the ICs using wires on the bottom surface. Finally the board is powered by USB - so you can give 5V or...
Kickstarter has $29 Spartan 6 board to help you learn FPGA, Verilog / VHDL and comes with with I2C, UART, SPA, LED.
I hope this is something that will be of interest to the community. Please see
https://www.kickstarter.com/projects/1728237598/spartixed-fpga-board-to-learn-verilog-vhdl
Tech-etch is really good in providing cost effective solutions. If you need any kind of shielding in US they are the first guys that come to my mid. However, the 4 layer solution could be more cost effective, provided it is done properly. Shielding is often done as an added protection for RF...
One of the things that I will be careful is the loop area of the return current of all the high speed signals. This has the potential to create EMI and cross talk issue. 2 Layer board may work provided, you can visualize the return path of all critical signals and make sure that the loop area...
A right angle bend creates additional capacitance and there will be slight amount of capacitive reflection. However, this reflection is of the order of less than 0.05 pf and can be ignored in most cases. The calculation at http://referencedesigner.com/books/si/ch16_5.php shows that the...
You may like to check existing SPI code ( in verilog or VHDL as the case may be) and see how you can use it to interface with the RF nodule. SPI interface comes under sequential circuits and a combinational only device will not work.
The PLLs will be device specific and you will need to consult the individual chip implementation for that. The Code to divide a clock will be independent of it and solves some issue as synchronization. However, for high clock frequency they will generate a large amount of jitter. If you wish to...
This tutorial shows the steps required to generate gerber in Allegro.
http://www.referencedesigner.com/tutorials/allegro/allegro_page_9.php
If you follow this you should be good to go.
For Stripline use this calculator
http://referencedesigner.com/tutorials/si/si_07.php
For microstrip use this one
http://referencedesigner.com/tutorials/si/si_06.php
I think this is a good solution. Also has a youtube showing how to do it. Should not take that long.
http://www.referencedesigner.com/tutorials/allegro/allegro_page_24.php
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
