Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello
I want to apply the "Via Fence and Guard Ring" in my PCB.
Analog Devices in its APPLICATION NOTE AN-0971 (page 9) recommends the use of a "Via Fence and Guard Ring".
Noise on the power and ground planes that reaches the edge of a circuit board can radiate. If the edge is treated with a...
Hello.
In the photo the Shape "GND" and a CLine NET "GND". Shape overlapped the CLine NET. Without clearance from it. (fig.1)
Check enabled: setup - constraint - modes - Same net spacing (fig.2)
In ConstraintManager - SameNetSpacing - Line to Shape = 0.2mm (fig.3)
You can see DRC errors: "Line...
Hello comrades.
Recently I started to learn Cadence Allegro 16.6 hotfix 59.
I have a question to which I do not find the answer. I am hope for your help!
I tracer his first in the PCB Allefro PCB Designer (was Performance L).
When the alignment of the components (symbols) found some...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
