Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, the second photo is the cover. This PSU is a single output, so all 140W should be available to the 24V output. I'm thinking the main problem was using the max output (5A) but only one effective wire and a single crimp. Both the 22AWG and the crimp are iffy at 5A although technically...
Attached is a picture of a failed PSU that was providing 24V at 5A on the red lead. PSU is rated for 140W so it should be able to handle this. There are obvious burn marks on the metal chassis above the connector, and also a strange white fuzz on nearby metal surfaces inside the case (might be...
I want to incorporate a 10mA constant current sink into a design as a sort of dummy load to bias a larger current driver. I found the Texas Instruments REF200 but it only sinks 100uA. Then I also found the NXP PSSI2021SAY but it is unclear to me whether I can use this part as a sink despite...
I think the voltage being applied from an external connector is 24V, when it should be 12V. The Si4431 lists abs max VGS as ±20V, but is a 4V overvoltage really capable of causing this physical deflection in the part upon failure? That would be impressive. The current draw of the design...
I am using a PFET (Si4431BDY) as an on/off switch for 12/24V input and it is failing once in a while. I haven't established the pattern yet as to what input conditions cause it, but the most curious part is that after the failure, there is a physical bump on top of the Si4431 that looks just...
sorry to revive an antiquated thread, but i have a similar situation to the OP.
i'm using a spartan 3E series FPGA (XC3S250E-4TQG144C) with the recommended xilinx prom XCF02SVOG20C. when i connect with the iMpact tool, the boundary scan does not find either device. i get this error...
In this particular situation I am trying to adhere to the layout guidelines provided in the datasheets for parts like the LT3480, which shows 18+ gnd vias as a thermal conduction path to the gnd plane. I believe the main goal is to establish as low inductance as possible in the return path and...
I'm working on a design that uses a 19.7mil/0.5mm drill via for most signals and a 28mil/0.7mm drill via for higher current lines.
I'd like to add some stitching vias to various ground/power planes and am curious what an appropriate via size would be for those. I want to use something...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
