Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi AdvaRes,
Do you know the propagation delay for AND3 and OR4 under 65nm lpsvt fabrication process? By the way, could you tell me how to calculate the propagation depay based on the pdf you provided? Since the pdf just gives the propagation delay of inverter. Thank you so much!
Hi All,
Could anybody recommend me any literatures which introduce the propagation delay for nano-electrical devices(logical gates)? Since my major is not Electrical Engineering, I hope the literatures you guys suggested is easy to understand for non-EE people! Thank you very much!
Re: question regards to basic logical gates
Thank you so much. But I am wondering if the delay for an AND gate with two inputs is 20ps, what about the delay for a four-input AND gate? How many time slower it will be than a two-input AND gate? Thanks.
Re: question regards to basic logical gates
I am talking about the propagation delays of gates within an IC, so do you know the delay for AND2, OR2, NOT and D flip-flop based on the popular fabrication technique? and suppose the delay for an AND2 gate is unit 1, what about the delay for AND3 or...
Re: question regards to basic logical gates
Someone told me the following, is that true?
propagation delay of the 65nm lpsvt process:
1. propagation delay for AND2 is from 25 to 40ps.
2. propagation delay for OR2 is from 25 to 45ps.
3. propagation delay for NOT is 10ps.
4. propagation delay for...
Re: question regards to basic logical gates
Thank you so much. But I have one more question, do you know the propagation delay for AND2, OR2, NOT and D flip-flop based on the popular fabrication technique? Thanks.
Hi guys,
Suppose the propagation delay for a AND gate with two inputs is 20ps. How about the propagation delay for a AND gate with three inputs or four inputs under the same fabrication technique? Thanks.
Hi guys,
I intend to calculate the latency of a digital circuit, so I get one questions. Can I just add the propagation delay of those involved gates together to get the latency of the whole circuit? Suppose the target circuit only consists of two levels of gates, the first level placed an...
Hi All,
I am wondering what is the delay for a AND (OR,NOT) gate in latest ASIC technology? and what about a typical flip-flop? The reason I ask is I want to
calculate the delay of my digital design by hand, thanks.
Hi All,
In some digital systems, it is necessary for a single TTL logic gate to drive more than 10 other gates or devices.When this is the case, a device called a
buffer can be used between the TTL gate and the multiple device it must be drive. A buffer of this type has an fan-out of 25 to...
Hi All,
In following attachment, there are two ROMs which implement specific logic functions. In Fig.6.14(b),the upper ROM A is a min-term generator which produce certain combinations of input signals, while the lower ROM B sums up those terms to perform some logic functions. In Fig.6.14(c)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
